Figure 4.7 Bode plot of the classical two-stage op-amp
Figure 4.30 Power Transistor Layout Floorplan
Figure 4.32 Circuit bonding diagram

Figure 4.33 Chip photo
Figure 5.19 The power efficiency of the digital controlled system